# 3.3V, Crystal-to-HCSL Clock Generator

### **Description**

The NB3N3002 is a high precision, low phase noise clock generator that supports PCI-Express and Ethernet requirements. The device takes a 25 MHz fundamental mode parallel resonant crystal and generates differential HCSL output at 25 MHz, 100 MHz, 125 MHz or 200 MHz clock frequencies. Outputs can interface with LVDS with proper termination (See Figure 5).

This device is housed in 5.0 mm x 4.4 mm narrow body TSSOP 16 pin package.

#### **Features**

- Uses 25 MHz Fundamental Mode Parallel Resonant Crystal
- External Loop Filter is Not Required
- HCSL Differential Output or LVDS with Proper Termination
- Typical TIE RMS jitter of 2.5 ps
- Jitter or Low Phase Noise:


Offset Noise Power
100 Hz -103 dBc
1 kHz -118 dBc
10 kHz -122 dBc
100 kHz -130 dBc
1 MHz -132 dBc
10 MHz -149 dBc

- Operating Range 3.3 V ±5%
- Industrial Temperature Range -40°C to +85°C
- These are Pb-Free Devices



## ON Semiconductor®

http://onsemi.com



A = Assembly Location

L = Wafer Lot
Y = Year
W = Work Week
■ Pb-Free Package

(Note: Microdot may be in either location)

## **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.




Figure 1. NB3N3002 Simplified Logic Diagram




Figure 2. Pin Configuration (Top View)

**Table 1. PIN DESCRIPTION** 

Pin	Symbol	I/O	Description
1	Sel0	Input	LVTTL/LVCMOS frequency select input 0. Internal pullup resistor to V <sub>DD</sub> . See output select table 2 for details.
2	Sel1	Input	LVTTL/LVCMOS frequency select input 1. Internal pullup resistor to $V_{DD}$ . See output select Table 2 for details.
12, 16	$V_{DD}$	Power Supply	Positive supply voltage pins are connected to +3.3 V supply voltage.
4	X1/CLK	Input	Crystal or Clock input. Connect to 25 MHz crystal source or single-ended clock.
5	X2	Input	Crystal input. Connect to a 25 MHz crystal or leave unconnected for clock input.
6	OE	Input	Output enable tri-states output when connected to GND. Internal pullup resistor to V <sub>DD</sub> .
3, 7, 8, 13	GND	Power Supply	Ground 0 V. These pins provide GND return path for the devices.
9	I <sub>REF</sub>	Output	Output current reference pin. Precision resistor (typ. 475 $\Omega$ ) is connected from pin 9 to GND to set the output current.
15	CLK	HCSL or LVDS Output	Noninverted clock output. (For LVDS levels see Figure 5)
14	CLK	HCSL or LVDS Output	Inverted clock output. (For LVDS levels see Figure 5)
10,11	NC		Do not connect

**Table 2. OUTPUT FREQUENCY SELECT TABLE** 

Sel1 Sel0		f <sub>CLKout</sub> (MHz)
L	L	25
L	Н	100
Н	L	125
Н	Н	200

## **Recommended Crystal Parameters**

Crystal	Fundamental AT-Cu
Frequency	25 MHz
Load Capacitance	16-20 pF
Shunt Capacitance, C0	7 pF Max
Equivalent Series Resistance	35 Ω Max
Initial Accuracy at 25 °C	±20 ppm
Temperature Stability	±30 ppm
Aging	±20 ppm
C0/C1 Ration	250 Max

**Table 3. ATTRIBUTES** 

Charact	Value			
ESD Protection	Human Body Model	> 2 kV		
Moisture Sensitivity, Indefinite Tim	Level 1			
Flammability Rating	UL 94 V-0 @ 0.125 in			
Transistor Count	7623			
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test				

<sup>1.</sup> For additional information, see Application Note AND8003/D.

Table 4. MAXIMUM RATINGS (Note 2)

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
$V_{DD}$	Positive Power Supply	GND = 0 V		4.6	V
VI	Input Voltage (V <sub>IN</sub> )	GND = 0 V	$GND \le V_I \le V_{DD}$	-0.5 V to V <sub>DD</sub> +0.5 V	V
T <sub>A</sub>	Operating Temperature Range			-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	TSSOP-16 TSSOP-16	138 108	°C/W °C/W
θJC	Thermal Resistance (Junction-to-Case)	(Note 3)	TSSOP-16	33 to 36	°C/W
T <sub>sol</sub>	Wave Solder			265	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 5. DC CHARACTERISTICS ( $V_{DD}$  = 3.3 V ±5%, GND = 0 V,  $T_A$  = -40°C to +85°C)

Symbol	Characteristic	Min	Тур	Max	Unit
I <sub>DD</sub>	Power Supply Current (Note 4)	65		95	mA
I <sub>DDOE</sub>	Power Supply Current when OE is Set Low	35		65	mA
V <sub>IH</sub>	Input HIGH Voltage (X1/CLK, Sel0, Sel1,and OE)	0.7 * V <sub>DD</sub>		V <sub>DD</sub> + 300	mV
V <sub>IL</sub>	Input LOW Voltage (X1/CLK, Sel0, Sel1, and OE)	GND - 300		0.3* V <sub>DD</sub>	mV
V <sub>OH</sub>	Output HIGH Voltage (See Figure 4)	660	700	850	mV
V <sub>OL</sub>	Output LOW Voltage (See Figure 4)	-150	0	150	mV
V <sub>cross</sub>	Crossing Voltage Magnitude (Absolute)	250		400	mV
$\Delta V_{cross}$	Change in Magnitude of V <sub>cross</sub>			150	mV

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

<sup>2.</sup> Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and not valid simultaneously. If stress limits are exceeded device functional operation is not implied, damage may occur and reliability may be affected.

<sup>3.</sup> JEDEC standard multilayer board – 2S2P (2 signal, 2 power).

<sup>4.</sup> NB3N circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfpm is maintained.

<sup>5.</sup> Measurement taken with outputs terminated with  $R_S$  = 33.2  $\Omega$ ,  $R_L$  = 49.9  $\Omega$ , with load capacitance of 2 pF and current biasing resistor,  $R_{REF}$  from  $I_{REF}$  (Pin 9) to GND of 475  $\Omega$ . See Figure 3.

Table 6. Table 5. AC CHARACTERISTICS ( $V_{DD}$  = 3.3 V ±5%, GND = 0 V,  $T_A$  = -40°C to +85°C; Note 7)

Symbol	Characteristic		Min	Тур	Max	Unit
f <sub>CLKIN</sub>	Clock/Crystal Input Frequency			25		MHz
fclkout	Output Clock Frequency		25		200	MHz
$\Omega_{NOISE}$	Phase-Noise Performance	f <sub>CLKout</sub> = 200 MHz				dBc/Hz
	@ 100	Hz offset from carrier		-103		
	@ 1	kHz offset from carrier		-118		
	@ 10	kHz offset from carrier		-122		
	@ 100 l	kHz offset from carrier		-130		
	@ 1 MHz offset from carrier			-138		
	@ 10 MHz offset from carrier			-149		
Tjitter (TIE)	TIE RMS Jitter (Note 8)	f <sub>CLKout</sub> = 200 MHz		2.5		ps
	Cycle-to-Cycle RMS Jitter (Note 9)	f <sub>CLKout</sub> = 200 MHz		2	5	
	Cycle-to-Cycle Peak to Peak Jitter (Note 9)	f <sub>CLKout</sub> = 200 MHz		20	35	
	Period RMS Jitter (Note 9)	f <sub>CLKout</sub> = 200 MHz		1.5	3	
	Period Peak-to-Peak Jitter (Note 9)	f <sub>CLKout</sub> = 200 MHz		10	20	
OE	Output Enable/Disable Time				1.0	μs
tDUTY_CYCLE	Output Clock Duty Cycle (Measured at cross point)		45	50	55	%
t <sub>R</sub>	Output Risetime (Measured from 175 mV to 525 mV, Figure 4)		175	340	700	ps
t <sub>F</sub>	Output Falltime (Measured from 525 mV to 175 mV, Figure 4)		175	340	700	ps
$\Delta t_{R}$	Output Risetime Variation (Single-Ended)				125	ps
$\Delta t_{F}$	Output Falltime Variation (Single-Ended)				125	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 6. NB3N circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfpm is maintained.
- 7. Measurement taken from differential output on single–ended channel terminated with R<sub>S</sub> = 33.2  $\dot{\Omega}$ , R<sub>L</sub> = 49.9  $\Omega$ , with load capacitance of 2 pF and current biasing resistor, R<sub>REF</sub> from I<sub>REF</sub> (Pin 9) to GND of 475  $\Omega$ . See Figures 3 and 4.
- 8. Sampled with 20000 cycles to capture jitter component down to 100 kHz.
- 9. Sampled with 20000 cycles.




Figure 3. Typical Termination for Output Driver and Device Evaluation




Figure 4. HCSL Output Parameter Characteristics




Figure 5. HCSL Interface Termination to LVDS


## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NB3N3002DTG	TSSOP-16 (Pb-Free)	96 Units / Rail
NB3N3002DTR2G	TSSOP-16 (Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS

## TSSOP-16 CASE 948F-01 **ISSUE B**



#### NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETER.

  3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.


  4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.

  5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.

  6. TERMINAL NUMBERS ARE SHOWN FOR
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
  DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	BSC	0.026 BSC	
Н	0.18	0.28	0.007	0.011
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252	BSC
М	0°	8°	0°	8°

## **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered readerlands of semiconductor Components industries, Ite (SCILLC) . Solitude services are inject to make triangles without further holice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

N. American Technical Support: 800-282-9855 Toll Free

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative